کنکور کامپیوتر
0
ورود | ثبت نام
معماری کامپیوتر پترسون

معماری کامپیوتر پترسون

نویسنده : David A Patterson , John L. Hennessy
1527 صفحه
دانلود کتاب (free download)
English Title : Computer Architecture: A Quantitative Approach (The Morgan Kaufmann Series in Computer Architecture and Design) 6th Edition
عنوان فارسی : معماری کامپیوتر: یک رویکرد کمی

Description

کتاب معماری کامپیوتر با رویکرد کمی، بیش از 20 سال است که توسط مدرسان و دانشجویان و فعالان در حوزه طراحی و معماری کامپیوتر به عنوان مرجع مهم استفاده می‌شود. نسخه ششم این کتاب درسی از هنسی و پترسون برنده جایزه ACM A.M 2017 شده است. همچنین لازم به ذکر است که نسخه جدید کتاب دارای بروز رسانی‌های گسترده‌ای در فصل warehouse-scale computing با استفاده از جدید‌ترین اطلاعات منتشر شده در Google WSC را دارد.

کتاب معماری کامپیوتر موریس مانو در کنار کتاب معماری کامپیوتری پترسون از مراجع مهم درس معماری کامپیوتر در دانشگاه‌های معتبر جهان محسوب می‌شود.

دانلود pdf کتاب معماری کامپیوتر پترسون

در سمت راست این صفحه لینک دانلود آخرین نسخه کتاب معماری کامپیوتر موریس مانو قرار گرفته تا دانشجویان و علاقه‌مندان بتوانند به صورت رایگان از محتوای کتاب استفاده کنند.

جزوه معماری کامپیوتر

دوره آموزش معماری کامپیوتر استاد رضوی بر اساس منابع روز دنیا در درس معماری کامپیوتر تهیه شده است که علاقه‌مندان می‌توانند بجای مطالعه کتب مرجع معماری کامپیوتر، از ویدیوهای آموزشی و جزوه معماری کامپیوتر استاد رضوی استفاده کنند.

همچنین می‌توانید با مراجعه به صفحه دانلود جزوه معماری کامپیوتر، به صورت رایگان جزوه معماری کامپیوتر اساتید مطرح دانشگاه‌های معتبر را دانلود کرده و استفاده نمایید.

 

Computer Architecture: A Quantitative Approach, Sixth Edition has been considered essential reading by instructors, students and practitioners of computer design for over 20 years. The sixth edition of this classic textbook from Hennessy and Patterson, winners of the 2017 ACM A.M. Turing Award recognizing contributions of lasting and major technical importance to the computing field, is fully revised with the latest developments in processor and system architecture. The text now features examples from the RISC V (RISC Five) instruction set architecture, a modern RISC instruction set developed and designed to be a free and openly adoptable standard. It also includes a new chapter on domain specific architectures and an updated chapter on warehouse scale computing that features the first public information on Google's newest WSC.

True to its original mission of demystifying computer architecture, this edition continues the longstanding tradition of focusing on areas where the most exciting computing innovation is happening, while always keeping an emphasis on good engineering design.

  • Winner of a 2019 Textbook Excellence Award (Texty) from the Textbook and Academic Authors Association
  • Includes a new chapter on domain specific architectures, explaining how they are the only path forward for improved performance and energy efficiency given the end of Moore’s Law and Dennard scaling
  • Features the first publication of several DSAs from industry
  • Features extensive updates to the chapter on warehouse scale computing, with the first public information on the newest Google WSC
  • Offers updates to other chapters including new material dealing with the use of stacked DRAM; data on the performance of new NVIDIA Pascal GPU vs. new AVX 512 Intel Skylake CPU; and extensive additions to content covering multicore architecture and organization
  • Includes "Putting It All Together" sections near the end of every chapter, providing real world technology examples that demonstrate the principles covered in each chapter
  • Includes review appendices in the printed text and additional reference appendices available online
  • Includes updated and improved case studies and exercises
  • ACM named John L. Hennessy and David A. Patterson, recipients of the 2017 ACM A.M. Turing Award for pioneering a systematic, quantitative approach to the design and evaluation of computer architectures with enduring impact on the microprocessor industry.

Table of contents

Chapter 1: Fundamentals of Quantitative Design and Analysis
Chapter 2: Memory Hierarchy Design
Chapter 3: Instruction-Level Parallelism and Its Exploitation
Chapter 4: Data-Level Parallelism in Vector, SIMD, and GPU Architectures
Chapter 5: Thread-Level Parallelism
Chapter 6: Warehouse-Scale Computers to Exploit Request-Level and Data-Level Parallelism
Chapter 7: Domain-Specific Architectures
Appendix A: Instruction Set Principles
Appendix B: Review of Memory Hierarchy
Appendix C: Pipelining: Basic and Intermediate Concepts
Appendix D: Storage Systems
Appendix E: Embedded Systems
Appendix F: Interconnection Networks
Appendix G: Vector Processors in More Depth
Appendix H: Hardware and Software for VLIW and EPIC
Appendix I: Large-Scale Multiprocessors and Scientific Applications
Appendix J: Computer Arithmetic
Appendix K: Survey of Instruction Set Architectures
Appendix L: Advanced Concepts on Address Translation
Appendix M: Historical Perspectives and References
امتیازدهی5 1 1 1 1 1 1 1 1 1 15.00 امتیاز (2 رای)
David A Patterson

David A Patterson

David Patterson is the Pardee Professor of Computer Science, Emeritus at the University of California at Berkeley, which he joined after graduating from UCLA in 1977.His teaching has been honored by the Distinguished Teaching Award from the University of California, the Karlstrom Award from ACM, and the Mulligan Education Medal and Undergraduate Teaching Award from IEEE. Prof. Patterson received the IEEE Technical Achievement Award and the ACM Eckert-Mauchly Award for contributions to RISC, and he shared the IEEE Johnson Information Storage Award for contributions to RAID. He also shared the IEEE John von Neumann Medal and the C & C Prize with John Hennessy. Like his co-author, Prof. Patterson is a Fellow of the American Academy of Arts and Sciences, the Computer History Museum, ACM, and IEEE, and he was elected to the National Academy of Engineering, the National Academy of Sciences, and the Silicon Valley Engineering Hall of Fame. He served on the Information Technology Advisory Committee to the U.S. President, as chair of the CS division in the Berkeley EECS department, as chair of the Computing Research Association, and as President of ACM. This record led to Distinguished Service Awards from ACM, CRA, and SIGARCH.
John L. Hennessy

John L. Hennessy

John Leroy Hennessy (born September 22, 1952) is an American computer scientist, academician, and businessman. Hennessy is one of the founders of MIPS Computer Systems Inc. as well as Atheros and is the tenth President of Stanford University. Marc Andreessen called him "the godfather of Silicon Valley".
تلگرام اینستاگرام